{"id":337934,"date":"2022-09-05T09:00:42","date_gmt":"2022-09-05T09:00:42","guid":{"rendered":"http:\/\/savepearlharbor.com\/?p=337934"},"modified":"-0001-11-30T00:00:00","modified_gmt":"-0001-11-29T21:00:00","slug":"","status":"publish","type":"post","link":"https:\/\/savepearlharbor.com\/?p=337934","title":{"rendered":"FPGA Weekly News #005<\/span>"},"content":{"rendered":"
<\/div>\n
\n
\n
\n
\n

\u0420\u0435\u0431\u044f\u0442\u0430 \u0438\u0437\u00a0FPGA \u043a\u043e\u043c\u0443\u043d\u0438\u0442\u0438<\/a>\u00a0\u043a\u0430\u0436\u0434\u044b\u0439 \u0434\u0435\u043d\u044c \u0434\u0435\u043b\u0430\u044e\u0442\u00a0\u043d\u0435\u0431\u043e\u043b\u044c\u0448\u0443\u044e \u043f\u043e\u0434\u0431\u043e\u0440\u043a\u0443 \u043d\u043e\u0432\u043e\u0441\u0442\u0435\u0439<\/a>\u00a0\u0438\u0437 \u043c\u0438\u0440\u0430 FPGA \u0438 \u0434\u0435\u043b\u044f\u0442\u0441\u044f \u0435\u044e \u0441 \u0447\u0438\u0442\u0430\u0442\u0435\u043b\u044f\u043c\u0438 \u0445\u0430\u0431\u0430 FPGA.\u00a0\u0412\u043d\u0438\u043c\u0430\u043d\u0438\u0435: \u0432\u043e\u0437\u043c\u043e\u0436\u043d\u044b \u043f\u043e\u0432\u0442\u043e\u0440\u044b!<\/strong> <\/p>\n

<\/p>\n

<\/a> <\/p>\n

    \n
  1. FPGAs for AI and AI for FPGAs | OSFPGA<\/a>\u00a0 \u2014 webinar
    Artificial Intelligence (especially Deep Learning) is rapidly becoming the cornerstone of numerous applications, creating an ever-increasing demand for efficient Deep Learning (DL) processing. FPGAs provide massive parallelism, while being flexible and easily configurable, and also fast and power efficient. These unique properties make them appealing for DL acceleration in both data center and edge use cases.
    \u00a0<\/li>\n
  2. RISC-V fpga Understanding Computer Architecture In-person Workshop-Sep 9th Tickets, Fri 9 Sep 2022 at 09:00 | Eventbrite<\/a>
    Teaching Computer Architecture? Give us a day of your time, and we will set you up to teach with RISC-V, the fastest growing new ISA
    \u00a0<\/li>\n
  3. BittWare Announces PCIe 5.0\/CXL FPGA Accelerators Featuring Intel Agilex M-Series and I-Series<\/a>
    BittWare, a leading supplier of enterprise-class accelerators for edge and cloud-computing applications, introduced new card and server-level solutions featuring Intel Agilex FPGAs.
    \u00a0<\/li>\n
  4. How Today\u2019s FPGAs are Taming the Data Deluge Problem From Gen5 to AI, NOCs to RF at the Edge<\/a>
    Technology-driven advances like 5G and autonomous vehicles are generating a data deluge that\u2019s beyond current-generation solutions for moving, storing and processing that information. Thankfully, a range of new advances in those same challenging areas are emerging, including PCIe Gen5 for data movement, AI for automated analytics processing and more powerful processing at the edge. Three experts in these areas will discuss these emerging solutions with specific examples of hardware and software\/IP with a focus on FPGA-based solutions. The presentation will be in a panel discussion format, with an opportunity for live attendees to ask questions through chat. Register today and join us live! Panelists: \u2014 Jeff Milrod, Chief Technical and Strategy Officer, Bittware \u2014 Stephen Bates, CTO, Eideticom \u2014 Shepard Siegel, CTO, Atomic Rules
    \u00a0<\/li>\n
  5. FPGAs for AI and AI for FPGAs \u2014 Marketing EDA<\/a>
    Artificial Intelligence (especially Deep Learning) is rapidly becoming the cornerstone of numerous applications, creating an ever-increasing demand for efficient Deep Learning (DL) processing. FPGAs provide massive parallelism, while being flexible and easily configurable, and also fast and power efficient. These unique properties make them appealing for DL acceleration in both data center and edge use\u2026\u00a0Read More \u00bbFPGAs for AI and AI for FPGAs
    \u00a0<\/li>\n
  6. Finite State Machine<\/a>
    Introduction to FSM Design
    \u00a0<\/li>\n
  7. Simplifying full-stack FPGA development right from RTL to Software \u2014 1st CLaaS on PYNQ! (Part 1) | by Shrihari | Aug, 2022 | Medium<\/a>
    Deploying Field Programmable Gate Arrays, beyond classroom and research prototyping, extends outside the ideology of RTL to bitstream\u2026
    \u00a0<\/li>\n
  8. Porting GNOME OS to Microchip’s PolarFire\u00ae SoC FPGA Icicle Kit for the First Time | Microchip \u2014 RISC-V International<\/a>
    \u00a0<\/li>\n
  9. FSM Design using Verilog<\/a>
    FSM Design Using Synthesizable Verilog Constructs
    \u00a0<\/li>\n
  10. Doulos<\/a>\u00a0How it Works \u2014 Object Detection on an FPGA
    These one hour training sessions are presented by Subject Matter Specialists and include live interactive Q&A support from the Doulos team throughout. Registration and attendance is completely FREE!
    \u00a0<\/li>\n
  11. FPGA-as-a-Service: To Accelerate Your Big Data Workloads with FPGA \u2013 Databricks<\/a>
    The big data platform is evolving to be heterogeneous while the dark silicon is coming. As a candidate, FPGA has been noticed across the industry because of its performance-per-power efficiency, re-programmable flexibility and wide range of applicableness. Various IP developed on FPGA could potentially boost growing big data and AI workload on the platform. However,…
    \u00a0<\/li>\n
  12. DIRECTOR’s TALK \u2014 17+ YEARS OF EXPERIENCE IN ASIC & FPGA DESIGN | PRACTICE HEAD OF DESIGN, @Wipro \u2014 YouTube<\/a>
    DIRECTOR’s TALK \u2014 17+ YEARS OF EXPERIENCE IN ASIC & FPGA DESIGN | PRACTICE HEAD OF DESIGN, @Wipro | EX-ASSOCIATE DIRECTOR, ASIC DESIGN, SAMSUNG ELECTRONICS …
    \u00a0<\/li>\n
  13. Motion Control Prototyping and PLC Testing in Automation Industry | Speedgoat<\/a>
    \u00a0<\/li>\n
  14. ASIC vs FPGA in chip design<\/a>
    If off-the-shelf silicon isn\u2019t providing what you need, it\u2019s never been easier to design and build your own.
    \u00a0<\/li>\n
  15. Deep Learning Part 3\/4. Current Hardware for Deep Learning\u2026 | by Sanjay Basu, PhD | my_aiml | Aug, 2022 | Medium<\/a>
    Current Hardware for Deep Learning Computational Needs
    \u00a0<\/li>\n
  16. FPGA and DSP ep. 2: Implementing a folded FIR filter on FPGA \u2014 YouTube<\/a>
    #Xilinx #FPGA #DSP #FIRThis video is meant to improve the previously discussed filter that uses one multiplication per coefficient. The result is almost doub…
    \u00a0<\/li>\n
  17. BittWare Announces PCIe 5.0\/CXL FPGA Accelerators Featuring Intel Agilex M-Series and I-Series to Drive Memory and Interconnectivity Improvements while Reducing Risk \u2014 Electronics Today<\/a>
    BittWare joins Intel Agilex M-Series Early Access Program to jumpstart development of FPGA solutions for memory-intensive applications BittWare creates broadest portfolio of enterprise-class Intel FPGA-based accelerators with addition of two new Intel Agilex I-Series SmartNIC accelerators Decades-long collaboration with Intel provides customers with access to products for high-performance compute, computational storage, network and sensor processing [\u2026]
    \u00a0<\/li>\n
  18. Podcast EP98: How Menta is revolutionizing embedded FPGA deployment \u2014 SemiWiki<\/a>
    Dan is joined by Dr. Yoan Dupret, the Managing Director and CTO of Menta \u2013 a leader in embedded FPGA IP cores for chips and smart sensors. Yoan explores the impact Menta’s embedded FPGAs are having on current designs. The reasons for Menta’s success and where the impact will be in the future are both\u2026
    \u00a0<\/li>\n
  19. Antmicro \u00b7 Extending the open source Rowhammer testing framework to DDR5<\/a>
    \u00a0<\/li>\n
  20. Quazar Quad Partition Rate Memories \u00ab MoSys<\/a>
    Mosys | More Than Memory
    \u00a0<\/li>\n
  21. Interview with Lattice Semiconductor: How FPGAs Solve Today\u2019s Technology Trend Challenges \u2014 YouTube<\/a>
    Lattice Head of R&D Steve Douglass sat down with Editor-in-Chief of Design&Elektronik, Joachim Kroll at Embedded World Exhibition & Conference 2022 to discus…
    \u00a0<\/li>\n
  22. Edge Server Applications Expanding \u2013 Accton Technology<\/a>
    Edge Server Applications Expanding What are Edge Computing Devices? A huge amount of data is generated every day, and an increasing percentage of that data is collected from small devices at the edge of networks. IoT (Internet of Things) devices, industrial sensors, security systems, and increasingly
    \u00a0<\/li>\n
  23. Such Programming \u2014 Mad Computer Science \u2013 Part 0 \u2013 Intro<\/a>
    \u00a0<\/li>\n
  24. PCIe Gen5 x16 Running on the VectorPath Accelerator Card | Achronix Semiconductor Corporation<\/a>
    In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t 7t1500 is one of the first FPGAs that can natively support this interface within its PCIe subsystem.
    \u00a0<\/li>\n
  25. Live panel discussion on FPGAs with BittWare, Eideticom and Atomic Rules<\/a>
    Register for Wednesday 10am Central «How Today\u2019s FPGAs are Taming the Data Deluge Problem From Gen5 to AI, NOCs to RF at the Edge» Live Panel Discussion This Wednesday with FPGA Experts from BittWare,
    \u00a0<\/li>\n
  26. BittWare Announces PCIe 5.0\/CXL FPGA Accelerators Featuring Intel Agilex M-Series and I-Series to Drive Memory and Interconnectivity Improvements while Reducing Risk<\/a><\/li>\n
  27. AnDAPT adds PMICs for Xilinx UltraScale+ FPGAs: embedded<\/a>
    AnDAPT releases custom power delivery products for AMD-Xilinx Zynq UltraScale+ and Xilinx Artix UltraScale+ FPGA and adaptive SoC families.
    \u00a0<\/li>\n
  28. RVfpga In-person One-day Workshop \u2014 RISC-V International<\/a>
    About this event \u00a0 RVfpga (RISC-V fpga) Understanding Computer Architecture \u2013 A Hands-On, In-Person, One-Day-Workshop \u00a0 Bring RISC-V to your course in computer architecture using RVfpga This workshop shows how…
    \u00a0<\/li>\n
  29. Bajiu Lite | Crowd Supply<\/a>
    An open source, resource-rich FPGA development board with a custom RISC-V development environment
    \u00a0<\/li>\n
  30. ResearchGate<\/a>
    ResearchGate is a network dedicated to science and research. Connect, collaborate and discover scientific publications, jobs and conferences. All for free.
    \u00a0<\/li>\n
  31. Adaptive Subsampling for ROI-based Visual Tracking: Algorithms and FPGA Implementation | IEEE Journals & Magazine | IEEE Xplore<\/a>
    There is tremendous scope for improving the energy efficiency of embedded vision systems by incorporating programmable region-of-interest (ROI) readout in the image sensor design. In this work, we study how ROI programmability can be leveraged for vision applications by anticipating where the ROI will be located in future frames and switching pixels off outside of this region. We refer to this process of ROI prediction and corresponding sensor configuration as adaptive subsampling. Our adaptive subsampling algorithms comprise an object detector and an ROI predictor (Kalman filter) which operate in conjunction to optimize the energy efficiency of the vision pipeline with the end task being object tracking. To further facilitate the implementation of our adaptive algorithms in real systems, we select a candidate algorithm and map it onto an FPGA. Leveraging Xilinx Vitis AI tools, we designed and accelerated a YOLO object detector-based adaptive subsampling algorithm. In order to further improve the algorithm post-deployment, we evaluated several competing baselines on the OTB100 and LaSOT datasets. We found that coupling the ECO tracker with the Kalman filter has a competitive AUC score of 0.4568 and 0.3471 on the OTB100 and LaSOT datasets respectively. Further, the power efficiency of this algorithm is on par with, and in a couple of instances superior to, the other baselines. The ECO-based algorithm incurs a power consumption of approximately 4 W averaged across both datasets while the YOLO-based approach requires power consumption of approximately 6 W (as per our power consumption model). In terms of accuracy-latency tradeoff, the ECO-based algorithm provides near-real-time performance (19.23 FPS) while managing to attain competitive tracking precision.
    \u00a0<\/li>\n
  32. GitHub \u2014 giuseros\/nand2tetris<\/a>
    Contribute to giuseros\/nand2tetris development by creating an account on GitHub.
    \u00a0<\/li>\n
  33. 12_components_low_res.png (2317\u00d71330)<\/a>
    \u00a0<\/li>\n
  34. Versatile, Compact and High-Performance TySOM-M Embedded Development Board Based on PolarFire\u00ae SoC FPGA Device | Microchip Technologies \u2014 RISC-V International<\/a>
    Learn more about Aldec’s high-performance and versatile FPGA development platform. Versatile, Compact and High-Performance TySOM-M Embedded Development Board Based on PolarFire\u00ae SoC FPGA Device
    \u00a0<\/li>\n
  35. Get Your Code Future-Ready with FREE Technical Webinars<\/a>
    Sign up today to attend LIVE SESSIONS covering the latest overviews, insights, and how-to\u2019s on topics that drive our cross-architecture, heterogeneous-compute world\u2014oneAPI, AI, HPC, rendering & ray tracing, video & media, IoT, and more.
    \u00a0<\/li>\n
  36. VHDL When-Else \/ With-Select Yap\u0131lar\u0131 \u2013 QoreHub<\/a>
    VHDL tasar\u0131mlar\u0131 i\u00e7erisinde, ko\u015fula ba\u011fl\u0131 bir \u00e7\u0131kt\u0131 istedi\u011fimiz zaman ilk ba\u015fvurulabilecek opsiyonlar if-else, when-else ya da with-select yap\u0131lar\u0131d\u0131r. \u00d6rne\u011fin tasar\u0131m\u0131n\u0131zda bir saya\u00e7 (counter) bulunuyor ve bu sayac\u0131n s\u00fcresini bir ko\u015fula ba\u011fl\u0131 olup de\u011fi\u015fken olmas\u0131n\u0131 istiyorsunuz. Bu …
    \u00a0<\/li>\n
  37. Dragon Li’s Bajiu Lite Is a Flexible FPGA Development Board with RISC-V SoC Capabilities \u2014 Hackster.io<\/a>
    Using the VexRiscv CRiscV soft- core, users can tailor the device for workloads ranging from computer vision to robotics.
    \u00a0<\/li>\n
  38. Home \u2014 Embedded Systems Week<\/a>
    \u00a0<\/li>\n
  39. Rapid Silicon: Raptor Deep Dive<\/a>
    A few weeks ago, we looked at took a high-level view of the open-source tools which are combined to create the Rapid Silicon Raptor tool chain. In this blog we are going to look through the tool and examine the basic flow. For this blog I will be using an early very early release running on an ubuntu virtual machine, while we can script the follow, I will show the GUI approach in FOEDAG. The application is small being less than 1.5 GB including the Litex IP library, once installed we can start t
    \u00a0<\/li>\n
  40. First RISC-V processor starts operation in orbit \u2014 eeNews Europe<\/a>
    The first RISC-V processor in space developed by CAES is operating in the Trisat-R nanosat developed by the University of Maribor in Slovenia
    \u00a0<\/li>\n
  41. AMD \u043f\u0440\u0435\u0434\u0441\u0442\u0430\u0432\u0438\u043b\u0430 DPU-\u043f\u043b\u0430\u0442\u0444\u043e\u0440\u043c\u0443 400G Adaptive Exotic SmartNIC \/ ServerNews<\/a>
    \u041d\u0430 \u043a\u043e\u043d\u0444\u0435\u0440\u0435\u043d\u0446\u0438\u044f Hot Chips 34 AMD \u043f\u0440\u0435\u0434\u0441\u0442\u0430\u0432\u0438\u043b\u0430 \u043d\u043e\u0432\u0443\u044e \u043f\u043b\u0430\u0442\u0444\u043e\u0440\u043c\u0443 400G Adaptive Exotic SmartNIC. \u0412 \u0441\u0430\u043c\u043e\u0439 \u043a\u043e\u043d\u0446\u0435\u043f\u0446\u0438\u0438 \u0444\u043e\u0440\u043c\u0430\u043b\u044c\u043d\u043e \u043d\u0435\u0442 \u043d\u0438\u0447\u0435\u0433\u043e \u043d\u043e\u0432\u043e\u0433\u043e, \u043f\u043e\u0441\u043a\u043e\u043b\u044c\u043a\u0443 DPU \u0443\u0436\u0435 \u0441\u043d\u0438\u0441\u043a\u0430\u043b\u0438 \u043f\u043e\u043f\u0443\u043b\u044f\u0440\u043d\u043e\u0441\u0442\u044c \u0432 \u0441\u0440\u0435\u0434\u0435 \u0433\u0438\u043f\u0435\u0440\u0441\u043a\u0435\u0439\u043b\u0435\u0440\u043e\u0432, \u043d\u043e \u0432\u0430\u0440\u0438\u0430\u043d\u0442 AMD \u0441\u043e\u0447\u0435\u0442\u0430\u0435\u0442 \u0434\u043e\u0441\u0442\u043e\u0438\u043d\u0441\u0442\u0432\u0430 \u043d\u0435 \u0434\u0432\u0443\u0445, \u0430 \u0442\u0440\u0451\u0445 \u043c\u0438\u0440\u043e\u0432: \u043a\u043b\u0430\u0441\u0441\u0438\u0447\u0435\u0441\u043a\u043e\u0433\u043e ASIC, \u043f\u0440\u043e\u0433\u0440\u0430\u043c\u043c\u0438\u0440\u0443\u0435\u043c\u043e\u0439 \u043b\u043e\u0433\u0438\u043a\u0438 \u043d\u0430 \u0431\u0430\u0437\u0435 FPGA \u0438 Arm-\u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0440\u0430 \u043e\u0431\u0449\u0435\u0433\u043e \u043d\u0430\u0437\u043d\u0430\u0447\u0435\u043d\u0438\u044f.
    \u00a0<\/li>\n
  42. Navigating the Transition to Versal ACAP \u2014 eeNews Europe<\/a>
    The aerospace and defense industry is taking a technological leap with the Xilinx\u00ae Versal\u00ae Adaptive Compute Acceleration Platform (ACAP).
    \u00a0<\/li>\n
  43. Robust BLDC Motor Control with the TI DRV10866 \u2014 Tremaine Consulting Group<\/a>
    Control loop analysis of a brushless senorless DC motor using a TI DRV10964 driver chip, including an FPGA digital speed control loop.
    \u00a0<\/li>\n
  44. Getting started with Nios V and Ashling RiscFree IDE for Intel FPGAs | Adiuvo Engineering and Training, Ltd.<\/a>
    NIOS-V is the RISC-V Implementation for Intel FPGAs replacing the extremely popular NIOS-2.In this workshop we are going to not only take a look at the NIOS-V but also examine the development tools…
    \u00a0<\/li>\n
  45. The Cost-Optimized, Small yet Mighty Zynq UltraScale+ ZU1 MPSoC for Edge Applications<\/a>
    \u00a0<\/li>\n
  46. AnDAPT adds PMICs for Xilinx UltraScale+ FPGAs: embedded<\/a>
    AnDAPT releases custom power delivery products for AMD-Xilinx Zynq UltraScale+ and Xilinx Artix UltraScale+ FPGA and adaptive SoC families.
    \u00a0<\/li>\n
  47. Vitis \u2013 Huge Debugging Varieties \u2014 WEBINAR<\/a>
    \u00a0<\/li>\n
  48. FPGA Design Fundas 0.2: The Need For Simulation Verification & Integration Testing \u2013 Tech Blog<\/a>
    \u00a0<\/li>\n
  49. Faraday FPGA-Go-ASIC\u2122 Service | LinkedIn<\/a>
    \u00a0<\/li>\n
  50. Periodic Table of Embedded Systems: 118 Interactive Tech Terms<\/a>
    Glossary: discover key technologies and tools used in Embedded Systems Engineering with our Interactive Periodic Table of Tech Terms
    \u00a0<\/li>\n
  51. Tasar\u0131m Mimarl\u0131k ve M\u00fchendislik Dergisi \u00bb Makale \u00bb FPGA BASED RECONFIGURABLE IMPLEMENTATIONS OF SPIKING NEURAL NETWORKS: A MINI REVIEW<\/a>
    \u00a0<\/li>\n
  52. ADM-VPX3-9Z5 | Alpha Data<\/a>
    \u00a0<\/li>\n
  53. JLPEA | Free Full-Text | FPGA Implementation of Mutual Authentication Protocol for Medication Security System<\/a>
    Medication safety administration is a complicated process involving the information of patients, drugs, and data storage. The sensitive data transmitted through wireless sensor networks (WSNs) from Internet of things (IoT) over an insecure channel is vulnerable to several threats and needs proper attention to be secured from adversaries. Taking medication safety into consideration, this paper presents a secure authentication protocol for wireless medical sensor networks. The XOR scheme-based algorithm is applied to achieve the purposes of data confidentiality. The proposed architecture is realized as hardware in a field-programmable gate array (FPGA) device which acts as a secure edge computing device. The performance of the proposed protocol is evaluated and simulated via Verilog hardware description language. The functionality of the proposed protocol is verified using the Altera Quartus II software tool and implemented in the Altera Cyclone II DE2-70 FPGA development module. Furthermore, the output signals from the FPGA are measured in the 16702A logic analyzer system to demonstrate real-time functional verification.
    \u00a0<\/li>\n
  54. A faster prototyping device-under-test connection \u2014 SemiWiki<\/a>
    When discussing FPGA-based prototyping, we often focus on how to pour IP from a formative SoC design into one or more FPGAs so it can be explored and verified before heading off to a foundry where design mistakes get expensive. There’s also the software development use case, jumpstarting coding for the SoC before silicon arrives.\u2026
    \u00a0<\/li>\n
  55. Performance Comparison of Database Server based on SoC FPGA and ARM Processor | IEEE Conference Publication | IEEE Xplore<\/a>
    New emerging storage technologies have a great application for IoT systems. Running database servers on development boards, such as Raspberry or FPGA, has a great impact on effective performance when using large amounts of data while serving requests from many clients at the same time. In this paper, we designed and implemented an embedded system to monitor the access of a database using MySql database server installed on Linux in a standard FPGA DE10 with HPS resources. The database is designed to keep the information of an IoT system in charge of monitoring and controlling the temperature inside greenhouses. For comparison purposes, we carried out a performance analysis of the database service running on the FPGA and in a Raspberry Pi 4 B to determine the efficiency of the database server in both development cards. The performance metrics analyzed were response time, memory and CPU usage taking into account scenarios with one or more requests from clients simultaneously.
    \u00a0<\/li>\n
  56. MicroZed Chronicles: Memory Scrubbing<\/a>
    One of the great things about the BRAM in Xilinx FPGAs is its ability to implement error correcting codes (ECC) on the data stored within. If you remember, we\u2019ve looked at ECC codes in BRAM in a previous blog. The key element of the ECC is that only output data word is corrected, BUT not the corrupted word stored in the memory address. Additionally, while a single-bit error can be corrected, a double-bit error would result in the word being uncorrectable. We can run what is called a scrubbing al
    \u00a0<\/li>\n
  57. Intel launches Pathfinder development kit for RISC-V<\/a>
    Intel launched the Pathfinder development kit for RISC-V on August 30 to transform the way SOC architects and system software developers define new products.
    \u00a0<\/li>\n
  58. Codasip joins Intel Pathfinder for RISC-V program \u2014 Codasip<\/a>
    If you thought you had to be a superhero to design a leading-edge processor core, think again. Codasip design tools and IP will enable you to design the best!
    \u00a0<\/li>\n
  59. 3rd Workshop on DevOps support for Cloud FPGA platforms | cFDevOps22<\/a>
    3rd Workshop on DevOps support for Cloud FPGA platforms at FPL 2022
    \u00a0<\/li>\n
  60. Chassis Managers and System on Module \u2014 WABGM0 & WABGM2<\/a>
    Chassis Managers are VITA 46.11 conformant and SOSA-aligned, with a MPSoC UltraScale+ FPGA
    \u00a0<\/li>\n
  61. Rapid Silicon\u2019s Raptor Software Out-Performs All EDA Tools in the Industry | Business Wire<\/a>
    Rapid Silicon, a provider of AI and intelligent edge focused FPGAs based on open-source technology, today announced its commercial open-source FPGA ED
    \u00a0<\/li>\n
  62. FlashCore V3 Enables IBM\u2019s Storage Differentiation<\/a>
    Senior Analyst, Storage & Data, Steve McDowell, dives in as while nearly every one of IBM’s storage competitors delivers products based on commodity SSDs, IBM builds its storage technology around its intelligent FlashCore Module. FlashCore is at the heart of what makes IBM\u2019s FlashSystem line unique.
    \u00a0<\/li>\n
  63. AI Hardware \u2014 YouTube<\/a>
    There are many different types of hardware that can accelerate ML computations \u2014 CPUs, GPUs, TPUs, FPGAs, ASICs, and more. Listen to this tech talk for an ov…
    \u00a0<\/li>\n
  64. European tech in Intel\u2019s RISC-V Pathfinder dev kit \u2014 eeNews Europe<\/a>
    Intel has used significant amounts of European technology in its Pathfinder RISC-V development kit from Codasip, ST and Crypto Quantique
    \u00a0<\/li>\n
  65. Capgemini Accelerates O-RAN Development of 5G NR Wireless Communication System with Arria 10 FPGA \u2014 MATLAB & Simulink<\/a>
    Capgemini built an O-RAN emulator in MATLAB and Simulink to integrate, test, and validate 5G NR communication systems on an Intel Arria FPGA 10 board.
    \u00a0<\/li>\n
  66. (PDF) FPGA Based Control Strategy of Five-Phase Induction Motor Drives<\/a>
    PDF | In this paper proposed, a novel control technique for Five-Phase Induction Motor (FPIM) drives using a field-programmable gate array (FPGA)\u2026 | Find, read and cite all the research you need on ResearchGate
    \u00a0<\/li>\n
  67. GitHub \u2014 bnicola\/SimpleX: An attempt to design a complete functioning processor and it’s assembler and OOP compiler<\/a>
    An attempt to design a complete functioning processor and it’s assembler and OOP compiler \u2014 GitHub \u2014 bnicola\/SimpleX: An attempt to design a complete functioning processor and it’s assemble…
    \u00a0<\/li>\n
  68. Meet Ross Freeman, Inventor of the First FPGA \u2014 Fusion 360 Blog<\/a>
    Although his life was cut tragically short, Ross Freeman accomplished incredible things in his life, including inventing the first FPGA.
    \u00a0<\/li>\n
  69. A flexible FPGA development board with RISC-V SoC capabilities is called Dragon Li’s Bajiu Lite.<\/a>
    The Bajiu Lite, an open-source development board with an embedded RISC-V system-on-chip (SoC), is being prepared for release by FPGA specialist Dragon
    \u00a0<\/li>\n
  70. FPGA project 04 Part1 \u2014 Hamming FPGA error detection and correction \u2014 YouTube<\/a>
    Part1 \u2014 Verilog tutorial and Modelsim testbenchLet’s implement a Hamming code Single Error Correction Double Error Detection (SECDED) circuit using Verilog!T…
    \u00a0<\/li>\n
  71. FPGA Roofline Modelling in Visual SLAM Poster Presentation | FPL Conference 2022 \u2014 YouTube<\/a>
    The constantly increasing demands of embedded applications and the slowing of Moore\u2019s law have led to the proliferation of hardware accelerators in the embed…
    \u00a0<\/li>\n
  72. GateMate FPGA First Look \u2014 YouTube<\/a>
    The GateMate is a new FPGA from a German company, Cologne Chip.Let’s see what their eval board and tutorials offer!Discord:     discord.gg\/k9BYa9VrR3Twit<\/a>…
    \u00a0<\/li>\n
  73. Cygnus \u2014 World First Multi-Hybrid Accelerated Cluster with GPU and FPGA Coupling \u2014 YouTube<\/a>
    Paper presented at the 2nd International Workshop on Deployment and Use of Accelerators (DUAC). Co-located with the 51st International Conference on Parallel…
    \u00a0<\/li>\n
  74. Embedded Systems Design with Platform FPGAs part 1 \u2014 YouTube<\/a>
    Embedded Systems Design with Platform FPGAsembedded systems conceptsprogramming hardware and softwarechallenges that embedded system designers face FPGA ch…
    \u00a0<\/li>\n
  75. FPGA Implementation of the Adaptive Digital Beamforming for Massive Array \u2014 YouTube<\/a>
    FPGA Implementation of the Adaptive Digital Beamforming for Massive Array | With the rise of 5G networks and the increasing number of communication devices, …
    \u00a0<\/li>\n
  76. GRCon20 \u2014 FPGA Partial Reconfiguration in Software Defined Radio Devices \u2014 YouTube<\/a>
    Presented by Convers Anthony at GNU Radio Conference 2020https:\/\/gnuradio.org\/grcon20
    \u00a0<\/li>\n
  77. AnDAPT adds PMICs for Xilinx UltraScale+ FPGAs: embedded<\/a>
    AnDAPT releases custom power delivery products for AMD-Xilinx Zynq UltraScale+ and Xilinx Artix UltraScale+ FPGA and adaptive SoC families.
    \u00a0<\/li>\n
  78. FPGA Design Fundas 0.2: The Need For Simulation Verification & Integration Testing \u2013 Tech Blog<\/a>
    \u00a0<\/li>\n
  79. FPGA Technology Enables Industry 4.0 & 5.0<\/a>
    FPGA Technology Enables Industry 4.0 & 5.0 through AI\/ML Acceleration
    \u00a0<\/li>\n
  80. Cycuity | Fact Sheet | Radix Automated Security Verification<\/a>
    Cycuity\u2019s Radix technology adds systematic hardware vulnerability detection and prevention to existing ASIC, SoC, and FPGA verification methodologies using its comprehensive information flow analysis technology.
    \u00a0<\/li>\n
  81. SoC.one Cloud Accelerates Adoption within Intel Pathfinder for RISC-V Ecosystem<\/a>
    \/PRNewswire\/ \u2014 SoC.one Inc., a leading provider of cloud-native System on Chip (SoC) design enablement, today announced support for Intel\u00ae Pathfinder for…
    \u00a0<\/li>\n
  82. AMD Previews 400 Gig Adaptive SmartNIC SOC at Hot Chips<\/a>
    Fresh from finalizing its acquisitions of FPGA provider\u00a0Xilinx\u00a0(Feb. 2022) and DPU provider\u00a0Pensando\u00a0(May 2022), AMD previewed what it calls a 400 Gig
    \u00a0<\/li>\n
  83. A (mostly) free FPGA Development workflow for macOS<\/a>
    For better or worse I’m a macOS user. I enjoy its Unix likeness and thoughtful user experience. However, one area it lacks is FPGA development. Major vendors simply have no support for it, forcing users to rely on virtual machine environments or migrate to a different supported platform. However, with
    \u00a0<\/li>\n
  84. 3rd Workshop on DevOps support for Cloud FPGA platforms | cFDevOps22<\/a>
    3rd Workshop on DevOps support for Cloud FPGA platforms at FPL 2022
    \u00a0<\/li>\n
  85. Efinix, Inc. | Efinity Software<\/a>\u00a0—\u00a0v2022.1
    \u00a0<\/li>\n
  86. KRIA Robotic Starter Kit \u2014 Robotic Arm \u2014 Hackster.io<\/a>
    How to create a Robotic Arm under the control of the new KRIA Robotic Starter Kit By Adam Taylor.
    \u00a0<\/li>\n
  87. Andes Technology Corp. Announces Its Contribution To The Intel Pathfinder For RISC-V<\/a>
    AndesCore\u2122 AX45MP 64-bit Multicore Processor and NX27V 64-bit Vector Processor, Both with AXI-based AE350 Platform, Are Available in Intel\u00ae FPGA Based Pre-silicon Development Tools.
    \u00a0<\/li>\n<\/ol>\n<\/div>\n<\/div>\n<\/div>\n
    <\/div>\n<\/div>\n


    \u0441\u0441\u044b\u043b\u043a\u0430 \u043d\u0430 \u043e\u0440\u0438\u0433\u0438\u043d\u0430\u043b \u0441\u0442\u0430\u0442\u044c\u0438     https:\/\/habr.com\/ru\/post\/686346\/<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"

    <\/div>\n
    \n
    \n
    \n
    \n

    \u0420\u0435\u0431\u044f\u0442\u0430 \u0438\u0437\u00a0FPGA \u043a\u043e\u043c\u0443\u043d\u0438\u0442\u0438<\/a>\u00a0\u043a\u0430\u0436\u0434\u044b\u0439 \u0434\u0435\u043d\u044c \u0434\u0435\u043b\u0430\u044e\u0442\u00a0\u043d\u0435\u0431\u043e\u043b\u044c\u0448\u0443\u044e \u043f\u043e\u0434\u0431\u043e\u0440\u043a\u0443 \u043d\u043e\u0432\u043e\u0441\u0442\u0435\u0439<\/a>\u00a0\u0438\u0437 \u043c\u0438\u0440\u0430 FPGA \u0438 \u0434\u0435\u043b\u044f\u0442\u0441\u044f \u0435\u044e \u0441 \u0447\u0438\u0442\u0430\u0442\u0435\u043b\u044f\u043c\u0438 \u0445\u0430\u0431\u0430 FPGA.\u00a0\u0412\u043d\u0438\u043c\u0430\u043d\u0438\u0435: \u0432\u043e\u0437\u043c\u043e\u0436\u043d\u044b \u043f\u043e\u0432\u0442\u043e\u0440\u044b!<\/strong> <\/p>\n

    <\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[],"tags":[],"class_list":["post-337934","post","type-post","status-publish","format-standard","hentry"],"_links":{"self":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/posts\/337934","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=337934"}],"version-history":[{"count":0,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/posts\/337934\/revisions"}],"wp:attachment":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=337934"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=337934"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=337934"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}