{"id":365485,"date":"2024-05-21T02:39:16","date_gmt":"2024-05-21T02:39:16","guid":{"rendered":"http:\/\/savepearlharbor.com\/?p=365485"},"modified":"-0001-11-30T00:00:00","modified_gmt":"-0001-11-29T21:00:00","slug":"","status":"publish","type":"post","link":"https:\/\/savepearlharbor.com\/?p=365485","title":{"rendered":"<span>The next steps after a good meetup on Portable SystemVerilog Examples for ASIC and FPGA<\/span>"},"content":{"rendered":"<div><!--[--><!--]--><\/div>\n<div id=\"post-content-body\">\n<div>\n<div class=\"article-formatted-body article-formatted-body article-formatted-body_version-2\">\n<div xmlns=\"http:\/\/www.w3.org\/1999\/xhtml\">\n<div class=\"tm-iframe_temp\" data-src=\"https:\/\/embedd.srv.habr.com\/iframe\/65a6a61b2fbe8876a65a8875\" data-style=\"\" id=\"65a6a61b2fbe8876a65a8875\" width=\"\"><\/div>\n<p>The meetup on January 14 at Hacker Dojo in Mountain View, California, went well, although not as planned &#8212; we spent almost all the time talking instead of doing hands-on exercises. The room we booked can fit 30 people and approximately 30 people did show up. The quality of participants was high: approximately half were familiar with hardware description languages and another half came from various software topics. 12 people filled out <a href=\"https:\/\/docs.google.com\/forms\/d\/e\/1FAIpQLSfB05ah5MrWbDVJkxe0h8SJiYih-kpPwOxJ6eEXXzOfiiuTuA\/viewform?usp=sf_link\" rel=\"noopener noreferrer nofollow\">the questionnaire<\/a> despite the fact that I forgot to bring 30 pens.<\/p>\n<p>The discussion during and after the <a href=\"https:\/\/bit.ly\/Yuri-Panchul-Hacker-Dojo-2024-01-14\" rel=\"noopener noreferrer nofollow\">presentation<\/a> was focused and very meaningful: microarchitecture and education, EDA infrastructure \/ build scripts, open-source ASIC design tools, the economics of ASIC design and manufacturing, high-level synthesis, transaction-level modeling, ASIC prototyping using FPGA boards, FPGA embedded in ASIC (Menta), new FPGA manufacturers (Gowin) and new design languages &#8212; Chisel and SpinalHDL.<\/p>\n<p>Four persons came to me after the meeting to discuss their participation in working on open-source portable SystemVerilog examples, and another seven expressed this intention in the questionnaire. So we are meeting again in Hacker Dojo on Sunday, January 21, at 2 PM, this time not in the classroom area, but in the common shared area.<\/p>\n<p>Generally, I am thinking of having regular meetings, probably on a weekly basis for a small team of developers of the educational materials and on a monthly basis for a wider audience, discussing various design and verification topics.<\/p>\n<p>There were two correspondents of <a href=\"https:\/\/www.slavicsac.com\/\" rel=\"noopener noreferrer nofollow\">Slavic Sacramento<\/a> who recorded the video of the presentation: <\/p>\n<div class=\"tm-iframe_temp\" data-src=\"https:\/\/embedd.srv.habr.com\/iframe\/65b3dbe487bb36d4b33d5fe7\" data-style=\"\" id=\"65b3dbe487bb36d4b33d5fe7\" width=\"\"><\/div>\n<p><strong>The information to run the examples<\/strong><\/p>\n<p>While I did show four persons how to run the examples, I had to print an instruction and put it near every computer, which I did not. After the meeting, I inserted three slides into the presentation with a brief instruction. The instruction works both under Linux and Windows, although in order to run Bash scripts under Windows you have to use Bash from Git for Windows.<\/p>\n<p><strong>Slide 8:<\/strong><\/p>\n<p>The public project repositories<\/p>\n<ol>\n<li>\n<p><a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music<\/u><\/a><\/p>\n<\/li>\n<li>\n<p><a href=\"https:\/\/github.com\/yuri-panchul\/systemverilog-homework\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/systemverilog-homework<\/u><\/a><\/p>\n<ol>\n<li>\n<p>This is a public version of the corresponding private repository. The private repository contains solutions to all the problems<\/p>\n<\/li>\n<\/ol>\n<\/li>\n<li>\n<p>valid-ready-etc &#8212; under construction<\/p>\n<\/li>\n<\/ol>\n<p><strong>Slide 9:<\/strong><\/p>\n<p>How to start working with the examples<\/p>\n<ol>\n<li>\n<p>Install the applicable toolchain<\/p>\n<\/li>\n<li>\n<p>Connect the board<\/p>\n<\/li>\n<li>\n<p>git clone <a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git<\/u><\/a><\/p>\n<\/li>\n<li>\n<p>cd basics-graphics-music\/labs\/07_binary_counter<\/p>\n<\/li>\n<li>\n<p>.\/03_synthesize_for_fpga.bash<\/p>\n<\/li>\n<li>\n<p>After the synthesis finishes, you should see the running lights<\/p>\n<\/li>\n<li>\n<p>If anything goes wrong, the script will tell you what to do<\/p>\n<\/li>\n<\/ol>\n<p><strong>Slide 10:<\/strong><\/p>\n<p>How to start working with the examples &#8212; more details<\/p>\n<ol>\n<li>\n<p>git clone <a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git<\/u><\/a><\/p>\n<ul>\n<li>\n<p>If the repository already cloned, cd inside and \u201cgit pull\u201d to get the latest version<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>cd basics-graphics-music<\/p>\n<\/li>\n<li>\n<p>.\/check_setup_and_choose_fpga_board.bash<\/p>\n<ul>\n<li>\n<p>You need to do it only the first time<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>cd labs\/07_binary_counter<\/p>\n<ul>\n<li>\n<p>Or any other labs\/* you like<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>.\/03_synthesize_for_fpga.bash<\/p>\n<\/li>\n<li>\n<p>.\/04_configure_fpga.bash<\/p>\n<ul>\n<li>\n<p>You need to run it only if the synthesis script failed at the end because the board is not connected. You don\u2019t need to re-run the synthesis; connect the board and run configuration only<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>.\/06_choose_another_fpga_board.bash<\/p>\n<ul>\n<li>\n<p>Run this script if you want to try another board<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<\/ol>\n<p><strong>Slide 7:<\/strong><\/p>\n<p>The software we are using<\/p>\n<ol>\n<li>\n<p>Intel Quartus Prime Lite 23.1<\/p>\n<\/li>\n<li>\n<p>Altera Quartus II Web Edition 13.0sp1 for older boards<\/p>\n<\/li>\n<li>\n<p>AMD Xilinx Vivado ML Standard Edition 2023.2<\/p>\n<\/li>\n<li>\n<p>Gowin V1.9.9Beta-4 Education<\/p>\n<\/li>\n<li>\n<p>Gowin Programmer V1.9.9 Beta-4 Education<\/p>\n<\/li>\n<li>\n<p>openFPGALoader<\/p>\n<\/li>\n<li>\n<p>Icarus Verilog v12.0<\/p>\n<\/li>\n<li>\n<p>GTKWave<\/p>\n<\/li>\n<li>\n<p>OpenLane<\/p>\n<\/li>\n<li>\n<p>Planned for the future: OSS CAD Suite from YosysHQ and EDA tools from Lattice<\/p>\n<\/li>\n<\/ol>\n<p><strong>The plan for the next meeting<\/strong><\/p>\n<p>During the next meeting of the small working group, tentatively on Sunday, January 21, I plan to focus on working with code and boards, with no presentations. First, we are going to run all the examples in four to six repositories: <\/p>\n<ol>\n<li>\n<p><a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music<\/u><\/a><\/p>\n<\/li>\n<li>\n<p><u>The private variant of <\/u><a href=\"https:\/\/github.com\/yuri-panchul\/systemverilog-homework\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/systemverilog-homework<\/u><\/a><\/p>\n<\/li>\n<li>\n<p>valid-ready-etc-private<\/p>\n<\/li>\n<li>\n<p><a href=\"https:\/\/github.com\/zhelnio\/schoolRISCV\" rel=\"noopener noreferrer nofollow\">https:\/\/github.com\/zhelnio\/schoolRISCV<\/a><\/p>\n<\/li>\n<li>\n<p>Maybe <a href=\"https:\/\/github.com\/yuri-panchul\/yrv-plus\" rel=\"noopener noreferrer nofollow\">https:\/\/github.com\/yuri-panchul\/yrv-plus<\/a><\/p>\n<\/li>\n<li>\n<p>Maybe <a href=\"https:\/\/github.com\/MPSU\/MIRISCV\" rel=\"noopener noreferrer nofollow\">https:\/\/github.com\/MPSU\/MIRISCV<\/a> to explore its potential<\/p>\n<\/li>\n<\/ol>\n<p>Then we need to start working on the current needs:<\/p>\n<ol>\n<li>\n<p>The boards I have support different numbers of bits per color channel for exercises with graphics: from 1 to 8 bits per channel. The current board wrappers assume 4 bits per channel. Somebody needs to modify all the board wrappers and graphic examples to support adjustable quality via parameterization.<\/p>\n<\/li>\n<li>\n<p>We need to update the microarchitectural examples in valid-ready-etc-private with the scripts from basics-graphics-music to make these examples run on all the boards we have.<\/p>\n<\/li>\n<li>\n<p>We need to formulate a new list of examples, including the examples that feature credit-based flow control and other popular design techniques.<\/p>\n<\/li>\n<li>\n<p>We need to add examples of multiple RISC-V cores sharing the same memory (with or without banking) and exchanging messages via FIFOs.<\/p>\n<\/li>\n<li>\n<p>We need to make the scripts compatible with Windows Subsystem for Linux (WSL). Right now they either run under Linux or under Windows using Git for Windows.<\/p>\n<\/li>\n<li>\n<p>We need to explore the Lattice commercial toolchain.<\/p>\n<\/li>\n<li>\n<p>We need to validate the open-source YosysHQ toolchains for Gowin and Lattice. This support was put together by Ruslan Zalata, but I never tried it.<\/p>\n<\/li>\n<li>\n<p>We have plenty of ideas to support new peripherals. The most needed is UART to connect to a computer using USB-to-UART. It is implemented in bits and pieces, but we need a solution that works with both Linux and Windows. It should include a console to interact with the example designs plus a file transfer capability.<\/p>\n<\/li>\n<li>\n<p>Examples of work with SDRAM are urgently needed, as well as examples of memory-based FIFO with prefetch to hide latency. The challenge is: boards have different SDRAMs + there is at least one board with SRAM, Digilent Cmod S7.<\/p>\n<\/li>\n<li>\n<p>Solder all unsoldered headers, review pin connectivity for ergonimics, and support all not yet supported Gowin, Altera, and Xilinx boards we have on hand.<\/p>\n<\/li>\n<li>\n<p>Document everything.<\/p>\n<\/li>\n<li>\n<p>Make all examples compatible with the open-source ASIC toolchain.<\/p>\n<\/li>\n<li>\n<p>We need to create a proposal for a hackathon in Hacker Dojo using the devpost.com website.<\/p>\n<\/li>\n<\/ol>\n<p>Let&#8217;s finalize the meeting time and start working on those subjects.<\/p>\n<\/p>\n<\/div>\n<\/div>\n<\/div>\n<p><!----><!----><\/div>\n<p><!----><!----><br \/> \u0441\u0441\u044b\u043b\u043a\u0430 \u043d\u0430 \u043e\u0440\u0438\u0433\u0438\u043d\u0430\u043b \u0441\u0442\u0430\u0442\u044c\u0438 <a href=\"https:\/\/habr.com\/ru\/articles\/786880\/\"> https:\/\/habr.com\/ru\/articles\/786880\/<\/a><\/p>\n","protected":false},"excerpt":{"rendered":"<div><!--[--><!--]--><\/div>\n<div id=\"post-content-body\">\n<div>\n<div class=\"article-formatted-body article-formatted-body article-formatted-body_version-2\">\n<div xmlns=\"http:\/\/www.w3.org\/1999\/xhtml\">\n<div class=\"tm-iframe_temp\" data-src=\"https:\/\/embedd.srv.habr.com\/iframe\/65a6a61b2fbe8876a65a8875\" data-style=\"\" id=\"65a6a61b2fbe8876a65a8875\" width=\"\"><\/div>\n<p>The meetup on January 14 at Hacker Dojo in Mountain View, California, went well, although not as planned &#8212; we spent almost all the time talking instead of doing hands-on exercises. The room we booked can fit 30 people and approximately 30 people did show up. The quality of participants was high: approximately half were familiar with hardware description languages and another half came from various software topics. 12 people filled out <a href=\"https:\/\/docs.google.com\/forms\/d\/e\/1FAIpQLSfB05ah5MrWbDVJkxe0h8SJiYih-kpPwOxJ6eEXXzOfiiuTuA\/viewform?usp=sf_link\" rel=\"noopener noreferrer nofollow\">the questionnaire<\/a> despite the fact that I forgot to bring 30 pens.<\/p>\n<p>The discussion during and after the <a href=\"https:\/\/bit.ly\/Yuri-Panchul-Hacker-Dojo-2024-01-14\" rel=\"noopener noreferrer nofollow\">presentation<\/a> was focused and very meaningful: microarchitecture and education, EDA infrastructure \/ build scripts, open-source ASIC design tools, the economics of ASIC design and manufacturing, high-level synthesis, transaction-level modeling, ASIC prototyping using FPGA boards, FPGA embedded in ASIC (Menta), new FPGA manufacturers (Gowin) and new design languages &#8212; Chisel and SpinalHDL.<\/p>\n<p>Four persons came to me after the meeting to discuss their participation in working on open-source portable SystemVerilog examples, and another seven expressed this intention in the questionnaire. So we are meeting again in Hacker Dojo on Sunday, January 21, at 2 PM, this time not in the classroom area, but in the common shared area.<\/p>\n<p>Generally, I am thinking of having regular meetings, probably on a weekly basis for a small team of developers of the educational materials and on a monthly basis for a wider audience, discussing various design and verification topics.<\/p>\n<p>There were two correspondents of <a href=\"https:\/\/www.slavicsac.com\/\" rel=\"noopener noreferrer nofollow\">Slavic Sacramento<\/a> who recorded the video of the presentation: <\/p>\n<div class=\"tm-iframe_temp\" data-src=\"https:\/\/embedd.srv.habr.com\/iframe\/65b3dbe487bb36d4b33d5fe7\" data-style=\"\" id=\"65b3dbe487bb36d4b33d5fe7\" width=\"\"><\/div>\n<p><strong>The information to run the examples<\/strong><\/p>\n<p>While I did show four persons how to run the examples, I had to print an instruction and put it near every computer, which I did not. After the meeting, I inserted three slides into the presentation with a brief instruction. The instruction works both under Linux and Windows, although in order to run Bash scripts under Windows you have to use Bash from Git for Windows.<\/p>\n<p><strong>Slide 8:<\/strong><\/p>\n<p>The public project repositories<\/p>\n<ol>\n<li>\n<p><a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music<\/u><\/a><\/p>\n<\/li>\n<li>\n<p><a href=\"https:\/\/github.com\/yuri-panchul\/systemverilog-homework\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/systemverilog-homework<\/u><\/a><\/p>\n<ol>\n<li>\n<p>This is a public version of the corresponding private repository. The private repository contains solutions to all the problems<\/p>\n<\/li>\n<\/ol>\n<\/li>\n<li>\n<p>valid-ready-etc &#8212; under construction<\/p>\n<\/li>\n<\/ol>\n<p><strong>Slide 9:<\/strong><\/p>\n<p>How to start working with the examples<\/p>\n<ol>\n<li>\n<p>Install the applicable toolchain<\/p>\n<\/li>\n<li>\n<p>Connect the board<\/p>\n<\/li>\n<li>\n<p>git clone <a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git<\/u><\/a><\/p>\n<\/li>\n<li>\n<p>cd basics-graphics-music\/labs\/07_binary_counter<\/p>\n<\/li>\n<li>\n<p>.\/03_synthesize_for_fpga.bash<\/p>\n<\/li>\n<li>\n<p>After the synthesis finishes, you should see the running lights<\/p>\n<\/li>\n<li>\n<p>If anything goes wrong, the script will tell you what to do<\/p>\n<\/li>\n<\/ol>\n<p><strong>Slide 10:<\/strong><\/p>\n<p>How to start working with the examples &#8212; more details<\/p>\n<ol>\n<li>\n<p>git clone <a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music.git<\/u><\/a><\/p>\n<ul>\n<li>\n<p>If the repository already cloned, cd inside and \u201cgit pull\u201d to get the latest version<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>cd basics-graphics-music<\/p>\n<\/li>\n<li>\n<p>.\/check_setup_and_choose_fpga_board.bash<\/p>\n<ul>\n<li>\n<p>You need to do it only the first time<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>cd labs\/07_binary_counter<\/p>\n<ul>\n<li>\n<p>Or any other labs\/* you like<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>.\/03_synthesize_for_fpga.bash<\/p>\n<\/li>\n<li>\n<p>.\/04_configure_fpga.bash<\/p>\n<ul>\n<li>\n<p>You need to run it only if the synthesis script failed at the end because the board is not connected. You don\u2019t need to re-run the synthesis; connect the board and run configuration only<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<li>\n<p>.\/06_choose_another_fpga_board.bash<\/p>\n<ul>\n<li>\n<p>Run this script if you want to try another board<\/p>\n<\/li>\n<\/ul>\n<\/li>\n<\/ol>\n<p><strong>Slide 7:<\/strong><\/p>\n<p>The software we are using<\/p>\n<ol>\n<li>\n<p>Intel Quartus Prime Lite 23.1<\/p>\n<\/li>\n<li>\n<p>Altera Quartus II Web Edition 13.0sp1 for older boards<\/p>\n<\/li>\n<li>\n<p>AMD Xilinx Vivado ML Standard Edition 2023.2<\/p>\n<\/li>\n<li>\n<p>Gowin V1.9.9Beta-4 Education<\/p>\n<\/li>\n<li>\n<p>Gowin Programmer V1.9.9 Beta-4 Education<\/p>\n<\/li>\n<li>\n<p>openFPGALoader<\/p>\n<\/li>\n<li>\n<p>Icarus Verilog v12.0<\/p>\n<\/li>\n<li>\n<p>GTKWave<\/p>\n<\/li>\n<li>\n<p>OpenLane<\/p>\n<\/li>\n<li>\n<p>Planned for the future: OSS CAD Suite from YosysHQ and EDA tools from Lattice<\/p>\n<\/li>\n<\/ol>\n<p><strong>The plan for the next meeting<\/strong><\/p>\n<p>During the next meeting of the small working group, tentatively on Sunday, January 21, I plan to focus on working with code and boards, with no presentations. First, we are going to run all the examples in four to six repositories: <\/p>\n<ol>\n<li>\n<p><a href=\"https:\/\/github.com\/yuri-panchul\/basics-graphics-music\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/basics-graphics-music<\/u><\/a><\/p>\n<\/li>\n<li>\n<p><u>The private variant of <\/u><a href=\"https:\/\/github.com\/yuri-panchul\/systemverilog-homework\" rel=\"noopener noreferrer nofollow\"><u>https:\/\/github.com\/yuri-panchul\/systemverilog-homework<\/u><\/a><\/p>\n<\/li>\n<li>\n<p>valid-ready-etc-private<\/p>\n<\/li>\n<li>\n<p><a href=\"https:\/\/github.com\/zhelnio\/schoolRISCV\" rel=\"noopener noreferrer nofollow\">https:\/\/github.com\/zhelnio\/schoolRISCV<\/a><\/p>\n<\/li>\n<li>\n<p>Maybe <a href=\"https:\/\/github.com\/yuri-panchul\/yrv-plus\" rel=\"noopener noreferrer nofollow\">https:\/\/github.com\/yuri-panchul\/yrv-plus<\/a><\/p>\n<\/li>\n<li>\n<p>Maybe <a href=\"https:\/\/github.com\/MPSU\/MIRISCV\" rel=\"noopener noreferrer nofollow\">https:\/\/github.com\/MPSU\/MIRISCV<\/a> to explore its potential<\/p>\n<\/li>\n<\/ol>\n<p>Then we need to start working on the current needs:<\/p>\n<ol>\n<li>\n<p>The boards I have support different numbers of bits per color channel for exercises with graphics: from 1 to 8 bits per channel. The current board wrappers assume 4 bits per channel. Somebody needs to modify all the board wrappers and graphic examples to support adjustable quality via parameterization.<\/p>\n<\/li>\n<li>\n<p>We need to update the microarchitectural examples in valid-ready-etc-private with the scripts from basics-graphics-music to make these examples run on all the boards we have.<\/p>\n<\/li>\n<li>\n<p>We need to formulate a new list of examples, including the examples that feature credit-based flow control and other popular design techniques.<\/p>\n<\/li>\n<li>\n<p>We need to add examples of multiple RISC-V cores sharing the same memory (with or without banking) and exchanging messages via FIFOs.<\/p>\n<\/li>\n<li>\n<p>We need to make the scripts compatible with Windows Subsystem for Linux (WSL). Right now they either run under Linux or under Windows using Git for Windows.<\/p>\n<\/li>\n<li>\n<p>We need to explore the Lattice commercial toolchain.<\/p>\n<\/li>\n<li>\n<p>We need to validate the open-source YosysHQ toolchains for Gowin and Lattice. This support was put together by Ruslan Zalata, but I never tried it.<\/p>\n<\/li>\n<li>\n<p>We have plenty of ideas to support new peripherals. The most needed is UART to connect to a computer using USB-to-UART. It is implemented in bits and pieces, but we need a solution that works with both Linux and Windows. It should include a console to interact with the example designs plus a file transfer capability.<\/p>\n<\/li>\n<li>\n<p>Examples of work with SDRAM are urgently needed, as well as examples of memory-based FIFO with prefetch to hide latency. The challenge is: boards have different SDRAMs + there is at least one board with SRAM, Digilent Cmod S7.<\/p>\n<\/li>\n<li>\n<p>Solder all unsoldered headers, review pin connectivity for ergonimics, and support all not yet supported Gowin, Altera, and Xilinx boards we have on hand.<\/p>\n<\/li>\n<li>\n<p>Document everything.<\/p>\n<\/li>\n<li>\n<p>Make all examples compatible with the open-source ASIC toolchain.<\/p>\n<\/li>\n<li>\n<p>We need to create a proposal for a hackathon in Hacker Dojo using the devpost.com website.<\/p>\n<\/li>\n<\/ol>\n<p>Let&#8217;s finalize the meeting time and start working on those subjects.<\/p>\n<\/p>\n<\/div>\n<\/div>\n<\/div>\n<p><!----><!----><\/div>\n<p><!----><!----><br \/> \u0441\u0441\u044b\u043b\u043a\u0430 \u043d\u0430 \u043e\u0440\u0438\u0433\u0438\u043d\u0430\u043b \u0441\u0442\u0430\u0442\u044c\u0438 <a href=\"https:\/\/habr.com\/ru\/articles\/786880\/\"> https:\/\/habr.com\/ru\/articles\/786880\/<\/a><br \/><\/br><\/br><\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[],"tags":[],"class_list":["post-365485","post","type-post","status-publish","format-standard","hentry"],"_links":{"self":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/posts\/365485","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=365485"}],"version-history":[{"count":0,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=\/wp\/v2\/posts\/365485\/revisions"}],"wp:attachment":[{"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=365485"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=365485"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/savepearlharbor.com\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=365485"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}